




I'm not robot



Continue

Computer architecture textbook pdf

3387 Accesses 1 Citations 4 Altmetric Page 2Aleksandrowicz G, Baumgartner J, Ivrii A, Nevo Z (2013) Generalized counterexamples to liveness properties. In: Formal methods in computer-aided design, FMCAD 2013, Portland, 20-23 Oct 2013. IEEE, pp 169-180 Google Scholar Baumgartner J (2002) Automatic structural abstraction techniques for enhanced verification. PhD thesis, University of Texas Google Scholar Baumgartner J, Kuehlmann A (2001) Min-area retiming on dynamic circuit structures. In: Ernst R (ed) Proceedings of the 2001 IEEE/ACM international conference on computer-aided design, ICCAD 2001, San Jose, 4-8 Nov 2001. IEEE Computer Society, pp 176-182 Google Scholar Baumgartner J, Mony H (2009) Scalable liveness checking via property-preserving transformations. In: Benini L, Micheli GD, Al-Hashimi BM, Müller W (eds) Design, automation and test in Europe, DATE 2009, Nice, 20-24 Apr 2009. IEEE, pp 1680-1685 Google Scholar Baumgartner J, Mony H, Paruthi V, Kanzelman R, Janssen G (2006) Scalable sequential equivalence checking across arbitrary design transformations. In: 24th international conference on computer design (ICCD 2006), 1-4 Oct 2006, San Jose. IEEE, pp 259-266CrossRef Google Scholar Bayless S, Val CG, Ball T, Hoos HH, Hu AJ (2013) Efficient modular SAT solving for IC3. In: Formal methods in computer-aided design (FMCAD). IEEE, pp 149-156 Google Scholar Biere A, Cimatti A, Clarke EM, Zhu Y (1999) Symbolic model checking without BDDs. In: Tools and algorithms for the construction and analysis of systems (TACAS). LNCS, vol 1579. Springer, pp 193-207 Google Scholar Bjesse P, Borälv A (2004) Dag-aware circuit compression for formal verification. In: 2004 international conference on computer-aided design, ICCAD 2004, San Jose, 7-11 Nov 2004. IEEE Computer Society/ACM, pp 42-49 Google Scholar Bjesse P, Kukula JH (2005) Automatic generalized phase abstraction for formal verification. In: 2005 international conference on computer-aided design, ICCAD 2005, San Jose, 6-10 Nov 2005. IEEE Computer Society, pp 1076-1082 Google Scholar Bradley AR (2011) SAT-based model checking without unrolling. In: Verification, model checking and abstract interpretation (VMCAI). LNCS, vol 6538. Springer, pp 70-87 Google Scholar Bradley AR, Somenzi F, Hassan Z, Zhang Y (2011) An incremental approach to model checking progress properties.




IEEE Computer Society, pp 176-182 Google Scholar Baumgartner J, Mony H (2009) Scalable liveness checking via property-preserving transformations. In: Benini L, Micheli GD, Al-Hashimi BM, Müller W (eds) Design, automation and test in Europe, DATE 2009, Nice, 20-24 Apr 2009. IEEE, pp 1680-1685 Google Scholar Baumgartner J, Mony H, Paruthi V, Kanzelman R, Janssen G (2006) Scalable sequential equivalence checking across arbitrary design transformations. In: 24th international conference on computer design (ICCD 2006), 1-4 Oct 2006, San Jose. IEEE, pp 259-266CrossRef Google Scholar Bayless S, Val CG, Ball T, Hoos HH, Hu AJ (2013) Efficient modular SAT solving for IC3. In: Formal methods in computer-aided design (FMCAD). IEEE, pp 149-156 Google Scholar Biere A, Cimatti A, Clarke EM, Zhu Y (1999) Symbolic model checking without BDDs. In: Tools and algorithms for the construction and analysis of systems (TACAS). LNCS, vol 1579. Springer, pp 193-207 Google Scholar Bjesse P, Borälv A (2004) Dag-aware circuit compression for formal verification. In: 2004 international conference on computer-aided design, ICCAD 2004, San Jose, 7-11 Nov 2004.




IEEE, pp 1680-1685 Google Scholar Baumgartner J, Mony H, Paruthi V, Kanzelman R, Janssen G (2006) Scalable sequential equivalence checking across arbitrary design transformations. In: 24th international conference on computer design (ICCD 2006), 1-4 Oct 2006, San Jose. IEEE, pp 259-266CrossRef Google Scholar Bayless S, Val CG, Ball T, Hoos HH, Hu AJ (2013) Efficient modular SAT solving for IC3. In: Formal methods in computer-aided design (FMCAD). IEEE, pp 149-156 Google Scholar Biere A, Cimatti A, Clarke EM, Zhu Y (1999) Symbolic model checking without BDDs. In: Tools and algorithms for the construction and analysis of systems (TACAS). LNCS, vol 1579. Springer, pp 193-207 Google Scholar Bjesse P, Borälv A (2004) Dag-aware circuit compression for formal verification. In: 2004 international conference on computer-aided design, ICCAD 2004, San Jose, 7-11 Nov 2004. IEEE Computer Society/ACM, pp 42-49 Google Scholar Bjesse P, Kukula JH (2005) Automatic generalized phase abstraction for formal verification. In: 2005 international conference on computer-aided design, ICCAD 2005, San Jose, 6-10 Nov 2005. IEEE Computer Society, pp 1076-1082 Google Scholar Bradley AR (2011) SAT-based model checking without unrolling.

Computer Architecture Learning Basic Concepts Of Computer

PhD thesis, University of Texas Google Scholar Baumgartner J, Kuehlmann A (2001) Min-area retiming on dynamic circuit structures. In: Ernst R (ed) Proceedings of the 2001 IEEE/ACM international conference on computer-aided design, ICCAD 2001, San Jose, 4-8 Nov 2001. IEEE Computer Society, pp 176-182 Google Scholar Baumgartner J, Mony H (2009) Scalable liveness checking via property-preserving transformations. In: Benini L, Micheli GD, Al-Hashimi BM, Müller W (eds) Design, automation and test in Europe, DATE 2009, Nice, 20-24 Apr 2009. IEEE, pp 1680-1685 Google Scholar Baumgartner J, Mony H, Paruthi V, Kanzelman R, Janssen G (2006) Scalable sequential equivalence checking across arbitrary design transformations. In: 24th international conference on computer design (ICCD 2006), 1-4 Oct 2006, San Jose. IEEE, pp 259-266CrossRef Google Scholar Bayless S, Val CG, Ball T, Hoos HH, Hu AJ (2013) Efficient modular SAT solving for IC3. In: Formal methods in computer-aided design (FMCAD). IEEE, pp 149-156 Google Scholar Biere A, Cimatti A, Clarke EM, Zhu Y (1999) Symbolic model checking without BDDs. In: Tools and algorithms for the construction and analysis of systems (TACAS). LNCS, vol 1579. Springer, pp 193-207 Google Scholar Bjesse P, Borälv A (2004) Dag-aware circuit compression for formal verification. In: 2004 international conference on computer-aided design, ICCAD 2004, San Jose, 7-11 Nov 2004. IEEE Computer Society/ACM, pp 42-49 Google Scholar Bjesse P, Kukula JH (2005) Automatic generalized phase abstraction for formal verification. In: 2005 international conference on computer-aided design, ICCAD 2005, San Jose, 6-10 Nov 2005. IEEE Computer Society, pp 1076-1082 Google Scholar Bradley AR (2011) SAT-based model checking without unrolling. In: Verification, model checking and abstract interpretation (VMCAI). LNCS, vol 6538. Springer, pp 70-87 Google Scholar Bradley AR, Somenzi F, Hassan Z, Zhang Y (2011) An incremental approach to model checking progress properties.



PhD thesis, University of Texas Google Scholar Baumgartner J, Kuehlmann A (2001) Min-area retiming on dynamic circuit structures. In: Ernst R (ed) Proceedings of the 2001 IEEE/ACM international conference on computer-aided design, ICCAD 2001, San Jose, 4-8 Nov 2001. IEEE Computer Society, pp 176-182 Google Scholar Baumgartner J, Mony H (2009) Scalable liveness checking via property-preserving transformations. In: Benini L, Micheli GD, Al-Hashimi BM, Müller W (eds) Design, automation and test in Europe, DATE 2009, Nice, 20-24 Apr 2009. IEEE, pp 1680-1685 Google Scholar Baumgartner J, Mony H, Paruthi V, Kanzelman R, Janssen G (2006) Scalable sequential equivalence checking across arbitrary design transformations. In: 24th international conference on computer design (ICCD 2006), 1-4 Oct 2006, San Jose. IEEE, pp 259-266CrossRef Google Scholar Bayless S, Val CG, Ball T, Hoos HH, Hu AJ (2013) Efficient modular SAT solving for IC3. In: Formal methods in computer-aided design (FMCAD). IEEE, pp 149-156 Google Scholar Biere A, Cimatti A, Clarke EM, Zhu Y (1999) Symbolic model checking without BDDs. In: Tools and algorithms for the construction and analysis of systems (TACAS). LNCS, vol 1579. Springer, pp 193-207 Google Scholar Bjesse P, Borälv A (2004) Dag-aware circuit compression for formal verification.



In: 24th international conference on computer design (ICCD 2006), 1-4 Oct 2006, San Jose, IEEE, pp 259-266CrossRef Google Scholar Bayless S, Val CG, Ball T, Hoos HH, Hu AJ (2013) Efficient modular SAT solving for IC3. In: Formal methods in computer-aided design (FMCAD). IEEE, pp 149-156 Google Scholar Biere A, Cimatti A, Clarke EM, Zhu Y (1999) Symbolic model checking without BDDs. In: Tools and algorithms for the construction and analysis of systems (TACAS), LNCS, vol 1579. Springer, pp 193-207 Google Scholar Bjesse P, Boršev A (2004) Dag-aware circuit compression for formal verification. In: 2004 international conference on computer-aided design, ICCAD 2004, San Jose, 7-11 Nov 2004. IEEE Computer Society/ACM, pp 42-49 Google Scholar Bjesse P, Kukula JH (2005) Automatic generalized-phase abstraction for formal verification. In: 2005 international conference on computer-aided design, ICCAD 2005, San Jose, 6-10 Nov 2005. IEEE Computer Society, pp 1076-1082 Google Scholar Bradley AR (2011) SAT-based model checking without unrolling. In: Verification, model checking and abstract interpretation (VMCAI), LNCS, vol 6538. Springer, pp 70-87 Google Scholar Bradley AR, Somenzi F, Hassan Z, Zhang Y (2011) An incremental approach to model checking progress properties. In: Bjesse P, Slobodova A (eds) International conference on formal methods in computer-aided design, FMCAD 11, Austin, 30 Oct-2 Oct 2011. FMCAD Inc., pp 144-153 Google Scholar Brayton RK, Mishchenko A (2010) ABC: an academic industrial-strength verification tool. In: Computer aided verification (CAV), LNCS, vol 6174. Springer, pp 1-24 Google Scholar Brayton RK, Mishchenko A (2010) ABC: an academic industrial-strength verification tool. In: Computer aided verification (CAV), LNCS, vol 6174. Springer, pp 1-24 Google Scholar Cabodi G, Nocco S, Quer S (2011) Interpolation sequences revisited. In: Design automation and test in Europe (DATE). IEEE, pp 316-322 Google Scholar Cabodi G, Camurati P, Mishchenko A, Palena M, Pasini P (2017) SAT solver management strategies in IC3: an experimental approach. Formal Methods Syst Des 50(1):39-43CrossRef MATH Google Scholar Chockler H, Ivrii A, Matsihajka A, Moran S, Nevo Z (2011) Incremental formal verification of hardware. In: Formal methods in computer-aided design (FMCAD). FMCAD Inc., pp 135-143 Google Scholar Claessen K, Sörensen M (2012) A liveness checking algorithm that counts. In: Cabodi G, Singh S (eds) Formal methods in computer-aided design, FMCAD 2012, Cambridge, 22-25 Oct 2012. IEEE, pp 52-59 Google Scholar Clarke EM, Emerson EA, Sistla AP (1986) Automatic verification of finite-state concurrent systems using temporal logic specifications. ACM Trans Program Lang Syst 8(2):244-263CrossRef MATH Google Scholar Clarke EM, Grumberg O, Long D (1992) Model checking and abstraction. In: Principles of programming languages (POPL). ACM, pp 343-354 Google Scholar Clarke EM, Grumberg O, Jha S, Lu Y, Veith H (2000) Counterexample-guided abstraction refinement. In: Computer aided verification (CAV), LNCS, vol 154-169 Google Scholar Clarke EM, Grumberg O, Peled D (2001) Model checking, 1st edn. MIT Press/MATH Google Scholar Clarke EM, Grumberg O, Jha S, Lu Y, Veith H (2003) Counterexample-guided abstraction refinement for symbolic model checking. J ACM 50(5):752-794CrossRef MATH Google Scholar Clarke EM, Kroening D, Ouaknine J, Strichman O (2004) Completeness and complexity of bounded model checking. In: Verification, model checking and abstract interpretation (VMCAI), LNCS, vol 2937. Springer, pp 85-96 Google Scholar Cook SA (1971) The complexity of theorem-proving procedures. In: ACM symposium on theory of computing (STOC). ACM, pp 151-158 Google Scholar Craig W, Saxe J, Bryant RE (1987) A fast algorithm for computing the transitive closure of a matrix. In: Proceedings of the second international workshop on design and implementation of formal tools and systems, Portland, 19 Oct-23 Oct 2013. CEUR workshop proceedings, vol 1130. CEUR-WS.org Google Scholar Eén N, Mishchenko A, Amla N (2010) A single-instance incremental SAT formulation of proof- and counterexample-based abstraction. In: Bloem R, Sharygina N (eds) Proceedings of 10th international conference on formal methods in computer-aided design, FMCAD 2010, Lugano, 20-23 Oct. IEEE, pp 181-188 Google Scholar Eén N, Mishchenko A, Brayton R (2011) Efficient implementation of property directed reachability. In: Formal methods in computer-aided design (FMCAD). FMCAD Inc., pp 125-134 Google Scholar Froyles N, Biere A (2021) Single clause assumption without activation literals to speed-up IC3. In: Formal methods in computer aided design, FMCAD 2021, New Haven, 19-22 Oct 2021. IEEE, pp 72-76 Google Scholar Goldberg E, Novikov Y (2003) Verification of proofs of unsatisfiability for CNF formulas. In: Design automation and test in Europe (DATE). IEEE, pp 886-891 Google Scholar Gurfinkel A, Ivrii A (2015) Pushing to the top. In: Kavlova R, Wahl T (eds) Formal methods in computer-aided design, FMCAD 2015, Austin, 27-30 Sept 2015. IEEE, pp 65-72 Google Scholar Hassan Z, Bradley AR, Somenzi F (2013) Better generalization in IC3. In: Formal methods in computer-aided design (FMCAD). FMCAD Inc., pp 157-164 Google Scholar Hurst AP, Mishchenko A, Brayton RK (2007) Fast minimum-register retiming via binary maximum-flow. In: Formal methods in computer-aided design, 7th international conference, FMCAD 2007, Austin, 11-14 Nov 2007, Proceedings. IEEE Computer Society, pp 181-187 Google Scholar Ivrii A, Nevo Z, Baumgartner J (2018) k-fair = k-liveness + FAIR revisiting sat-based liveness. In: Proceedings of the 2018 ACM SIGPLAN conference on programming language design and implementation, PLDI 2018, June 18-23, 2018, Houston, Texas, USA, ACM, pp 1-5 Google Scholar Jhala R, McMillan KL, Dil DL, Hwang LJ (1990) Symbolic model checking: 1020 states and beyond. In: Logic in computer science (LICS), IEEE, pp 428-9 Google Scholar Cabodi G, Nocco S, Quer S (2011) Interpolation sequences revisited. In: Design automation and test in Europe (DATE). IEEE, pp 316-322 Google Scholar Cabodi G, Camurati P, Mishchenko A, Palena M, Pasini P (2017) SAT solver management strategies in IC3: an experimental approach. Formal Methods Syst Des 50(1):39-43CrossRef MATH Google Scholar Chockler H, Ivrii A, Matsihajka A, Moran S, Nevo Z (2011) Incremental formal verification of hardware. In: Formal methods in computer-aided design (FMCAD). FMCAD Inc., pp 135-143 Google Scholar Claessen K, Sörensen M (2012) A liveness checking algorithm that counts. In: Cabodi G, Singh S (eds) Formal methods in computer-aided design, FMCAD 2012, Cambridge, 22-25 Oct 2012. IEEE, pp 52-59 Google Scholar Clarke EM, Emerson EA, Sistla AP (1986) Automatic verification of finite-state concurrent systems using temporal logic specifications. ACM Trans Program Lang Syst 8(2):244-263CrossRef MATH Google Scholar Clarke EM, Grumberg O, Long D (1992) Model checking and abstraction. In: Principles of programming languages (POPL). ACM, pp 343-354 Google Scholar Clarke EM, Grumberg O, Jha S, Lu Y, Veith H (2000) Counterexample-guided abstraction refinement. In: Computer aided verification (CAV), LNCS, vol 154-169 Google Scholar Clarke EM, Grumberg O, Peled D (2001) Model checking, 1st edn. MIT Press/MATH Google Scholar Clarke EM, Grumberg O, Jha S, Lu Y, Veith H (2003) Counterexample-guided abstraction refinement for symbolic model checking. J ACM 50(5):752-794CrossRef MATH Google Scholar Clarke EM, Kroening D, Ouaknine J, Strichman O (2004) Completeness and complexity of bounded model checking. In: Verification, model checking and abstract interpretation (VMCAI), LNCS, vol 2937. Springer, pp 85-96 Google Scholar Cook SA (1971) The complexity of theorem-proving procedures. In: ACM symposium on theory of computing (STOC). ACM, pp 151-158 Google Scholar Craig W, Saxe J, Bryant RE (1987) A fast algorithm for computing the transitive closure of a matrix. In: Proceedings of the second international workshop on design and implementation of formal tools and systems, Portland, 19 Oct-23 Oct 2013. CEUR workshop proceedings, vol 1130. CEUR-WS.org Google Scholar Eén N, Mishchenko A, Amla N (2010) A single-instance incremental SAT formulation of proof- and counterexample-based abstraction. In: Bloem R, Sharygina N (eds) Proceedings of 10th international conference on formal methods in computer-aided design, FMCAD 2010, Lugano, 20-23 Oct. IEEE, pp 181-188 Google Scholar Eén N, Mishchenko A, Brayton R (2011) Efficient implementation of property directed reachability. In: Formal methods in computer-aided design (FMCAD). FMCAD Inc., pp 125-134 Google Scholar Froyles N, Biere A (2021) Single clause assumption without activation literals to speed-up IC3. In: Formal methods in computer aided design, FMCAD 2021, New Haven, 19-22 Oct 2021. IEEE, pp 72-76 Google Scholar Goldberg E, Novikov Y (2003) Verification of proofs of unsatisfiability for CNF formulas. In: Design automation and test in Europe (DATE). IEEE, pp 886-891 Google Scholar Gurfinkel A, Ivrii A (2015) Pushing to the top. In: Kavlova R, Wahl T (eds) Formal methods in computer-aided design, FMCAD 2015, Austin, 27-30 Sept 2015. IEEE, pp 65-72 Google Scholar Hassan Z, Bradley AR, Somenzi F (2013) Better generalization in IC3. In: Formal methods in computer-aided design (FMCAD). FMCAD Inc., pp 157-164 Google Scholar Hurst AP, Mishchenko A, Brayton RK (2007) Fast minimum-register retiming via binary maximum-flow. In: Formal methods in computer-aided design, 7th international conference, FMCAD 2007, Austin, 11-14 Nov 2007, Proceedings. IEEE Computer Society, pp 181-187 Google Scholar Ivrii A, Nevo Z, Baumgartner J (2018) k-fair = k-liveness + FAIR revisiting sat-based liveness. In: Proceedings of the 2018 ACM SIGPLAN conference on programming language design and implementation, PLDI 2018, June 18-23, 2018, Houston, Texas, USA, ACM, pp 1-5 Google Scholar Jhala R, McMillan KL, Dil DL, Hwang LJ (1990) Symbolic model checking: 1020 states and beyond. In: Logic in computer science (LICS), IEEE, pp 428-9 Google Scholar Krishnan HGV, Vitez Y, Ganesh V, Gurfinkel A (2019) Interpolating strong induction. In: Dillig J, Tison S (eds) Computer aided verification - 31st international conference, CAV 2019, New York, City, 15-18 July 2019, Proceedings, Part II. Lecture notes in computer science, vol 11562. Springer, pp 367-385 Google Scholar Kuehlmann A, Baumgartner J (2001) Transformation-based verification using generalized retiming. In: Berry G, Comon H, Finkel A (eds) Computer aided verification, 13th international conference, CAV 2001, Paris, 18-22 July 2001, Proceedings. Lecture notes in computer science, vol 2102. Springer, pp 104-117 Google Scholar Kuehlmann A, Paruthi V, Krohm F, Ganai MK (2002) Robust boolean reasoning for equivalence checking and functional property verification. IEEE Trans Comput Aided Des Integr Circuits Syst 21(12):1377-1394CrossRef Google Scholar Kurshan RP (1994) Computer-aided verification of coordinating processes: the automata-theoretic approach. Princeton University Press, Princeton/MATH Google Scholar Li J, Zhu S, Zhang Y, Pu G, Vardi MY (2017) Safety model checking with complementary approximations. In: Parameswaran S (ed) 2017 IEEE/ACM international conference on computer-aided design, ICCAD 2017, Irvine, 13-16 Nov 2017. IEEE, pp 95-100 Google Scholar McMillan KL (2003) Interpolation and SAT-based model checking. In: Computer aided verification (CAV), LNCS, vol 2725. Springer, pp 1-13 Google Scholar McMillan KL, Amla N (2003) Automatic abstraction without counterexamples. In: Tools and algorithms for the construction and analysis of systems (TACAS), LNCS, vol 2619. Springer, pp 2-17 Google Scholar Mishchenko A, Chatterjee S, Brayton RK (2006) Dag-aware AIG rewriting: a fresh look at combinational logic synthesis. In: Sentovich E (ed) Proceedings of the 43rd design automation conference, DAC 2006, San Francisco, 24-28 July 2006. ACM, pp 532-535 Google Scholar Mishchenko A, Eén N, Brayton RK, Baumgartner J, Mony H, Nalla PK (2013) GLA: gate-level abstraction revisited. In: Design automation and test in Europe (DATE), Baumgartner J, Paruthi V, Kuehlmann A (eds) Scalable automated verification via expert-system guided transformations. In: Hu AJ, Martin AK (eds) Formal methods in computer-aided design, 5th international conference, FMCAD 2013, Austin, 15-17 Nov 2004, Proceedings. Lecture notes in computer science, vol 3312. Springer, pp 159-173 Google Scholar Mony H, Baumgartner J, Mishchenko A, Brayton RK (2009) Speculative reduction-based scalable redundancy identification. In: Benini L, Micheli GD, Al-Hashimi BM, Müller W (eds) Design, automation and test in Europe, DATE 2009, Nice, 20-24 Apr 2009. IEEE, pp 1674-1679 Google Scholar Moon I, Kwak H, Kukula JH, Shiple TR, Pexley C (2002) Simplifying circuits for formal verification using parametric representation. In: Aagaard MD, O'Leary JW (eds) Formal methods in computer-aided design, 4th international conference, FMCAD 2002, Portland, 6-8 Nov 2002, Proceedings. Lecture notes in computer science, vol 2517. Springer, pp 52-69 Google Scholar Pnueli A (1977) The temporal logic of programs. In: 18th annual symposium on foundations of computer science, Providence, 31 Oct-1 Nov 1977. IEEE Computer Society, pp 46-57 Google Scholar Quelle J-P, Sifakis J (1982) Specification and verification of concurrent systems in CESAR. In: International symposium on programming, pp 337-351/MATH Google Scholar Ravi K, Bloem R, Somenzi F (2000) A comparative study of symbolic algorithms for the computation of fair cycles. In: WAH, Jr. and Johnson SD (eds) Formal methods in computer-aided design, third international conference, FMCAD 2000, Austin, 1-3 Nov 2000, Proceedings. Lecture notes in computer science, vol 1954. Springer, pp 143-160 Google Scholar Rozier KY (2011) Linear-time model checking for IC3. In: Formal methods in computer-aided design (FMCAD), LNCS, vol 1954. Springer, pp 108-125 Google Scholar Tseitin G (1983) On the complexity of proofs in propositional logics. In: Siekmann J, Wrightson G (eds) Automation of reasoning: classical papers in computational logic 1967-1970, vol 2. Springer. Originally published 1970 Google Scholar van Eijk CAJ (1998) Sequential equivalence checking without state space traversal. In: Dewilde PM, Rammig FJ, Musgrave G (eds) 1998 design, automation and test in Europe (DATE'98), 23-26 Feb 1998, Le Palais des Congrès de Paris, Paris. IEEE Computer Society, pp 618-623 Google Scholar Vardi MY (2007) Automata-theoretic model checking revisited. In: Cook B, Pedelski A (eds) Verification, model checking, and abstract interpretation, 8th international conference, VMCAI 2007, Nice, 14-16 Jan 2007, Proceedings. Lecture notes in computer science, vol 4349. Springer, pp 137-150 Google Scholar Vitez Y, Grumberg O (2009) Interpolation-sequence based model checking. In: Formal methods in computer-aided design (FMCAD). IEEE, pp 1-8 Google Scholar Vitez Y, Gurfinkel A (2014) Interpolating property directed reachability. In: Computer aided verification (CAV), LNCS, vol 8559. Springer, pp 260-276 Google Scholar Vitez Y, Ryzhchin V, Nadel A (2013) Efficient computation of smallest cut in CNF. In: Computer aided verification (CAV), LNCS, vol 8041. Springer, pp 330-346 Google Scholar Vitez Y, Gurfinkel A, Malik S (2015) Fast interpolating BMC. In: Kroening D, Pasareanu CS (eds) Computer aided verification - 27th international conference, CAV 2015, San Francisco, 18-24 July 2015, Proceedings, Part I. Lecture notes in computer science, vol 9206. Springer, pp 641-657 Google Scholar Vardi MY, Sistla AP (1983) Reasoning about liveness (extended abstract). In: 24th annual symposium on foundations of computer science, Tucson, 7-9 Nov 1983. IEEE Computer Society, pp 185-194 Google Scholar Wu C, Wu C, Lai C, Huang KR (2013) A counterexample-guided interpolator generation algorithm for sat-based model checking. In: The 50th annual design automation conference 2013, DAC'13, Austin, 29 May-07 June 2013. IEEE ACM, pp 1181-1186 Google Scholar Skip Bibliometrics Section Abstract The computing world today is in the middle of a revolution: mobile clients and cloud computing have emerged as the dominant paradigms driving programming and hardware innovation today. The Fifth Edition of Computer Architecture focuses on this dramatic shift, exploring the ways in which software and technology in the "cloud" are accessed by cell phones, tablets, laptops, and other mobile computing devices. Each chapter includes two real-world examples, one mobile and one datacenter, to illustrate this revolutionary change. Updated to cover the mobile computing revolutionEmphasizes the two most important topics in architecture today: memory hierarchy and parallelism in all its forms.Develops common themes throughout each chapter: power, performance, cost, dependability, protection, programming models, and emerging trends ("What's Next?")Includes three review appendices in the printed text. Additional reference appendices are available online.Includes updated Case Studies and completely new exercises. Adve, S. V., and K. Garachorlo [1996]. "Shared memory consistency models: A tutorial." IEEE Computer 29:12 (December), 66-76. Adve, S. V., and M. D. Hill [1987]. "Analysis of the Performance for Operating Systems and Multiprogramming." Ph. D. thesis, Tech. Rep. No. CSL-TR-87-332, Stanford University, Palo Alto, Calif. Agarwal, A. [1991]. "Limits on interconnection network performance." IEEE Trans. on Parallel and Distributed Systems 2:4 (April), 398-412. Agarwal, A., and S. D. Pudar [1993]. "Column-associative caches: A technique for reducing the miss rate of direct-mapped caches." 20th Annual Intl. Symposium on Computer Architecture (ISCA), May 16-19, 1993, San Diego, Calif. Also appears in Computer Architecture News 21:2 (May), 179-190, 1993. Agarwal, A. R., Bianchini, D., Chaiken, K., Johnson, and D. Kranz [1993]. "The MIT Alewife machine: Architecture and performance." Intl. Symposium on Computer Architecture (Denver, Colo.), June, 2-13. Agarwal, A., J. L. Hennessy, R. Simoni, and M. A. Horowitz [1988]. "An evaluation of directory schemes for cache coherence." Proc. 15th Intl. Symposium on Computer Architecture (June), 280-289. Agarwal, A., J. Kubiatowicz, D. Kranz, B.-H. Lim, D. Yeung, G. D'Souza, and M. Parkin [1993]. "Sparcle: An evolutionary processor design for large-scale multiprocessors." IEEE Micro 13 (June), 48-61. Agerwala, T., and J. Cocke [1987]. High Performance Reduced Instruction Set Processors, IBM Tech. Rep. RC12434, IBM, Armonk, N.Y.Akeley, K. and T. Jermoluk [1988]. "High-Performance Polygon Rendering." Proc. 15th Annual Conf. on Computer Graphics and Interactive Techniques (SIGGRAPH 1988), August 1-5, 1988, Atlanta, Ga., 239-246. Alexander, W. G., and D. B. Wortman [1975]. "Static and dynamic characteristics of XPL programs." IEEE Computer 8:11 (November), 41-46. Alverson, G., R. Alverson, D. Callahan, B. Koblenz, A. Portfield, and B. Smith [1992]. "Exploiting heterogeneous parallelism on a multithreaded multiprocessor." Proc. ACM/IEEE Conf. on Supercomputing, November 16-20, 1992, Minneapolis, Minn., 188-197. Amdahl, G. M. [1967]. "Validity of the single processor approach to achieving large scale computing capabilities." Proc. AFIPS Spring Joint Computer Conf., April 18-20, 1967, Atlantic City, N. J., 483-485. Amdahl, G. M., G. A. Blaauw, and F. P. Brooks, Jr. [1964]. "Architecture of the IBM System 360." IBM J. Research and Development 8:2 (April), 87-101. Amza, C., A. L. Cox, S. D. Swarkadas, P. Keleher, H. Lu, R. Rajamony, W. Yu, and W. Zwaenepoel [1996]. "Freadmap: Shared memory computing on networks of workstations." IEEE Computer 29:2 (February), 18-28. Anderson, D. [2003]. "You don't know jack about disks," Queue, 1:4 (June), 20-30. Anderson, D., J. Dykes, and E. Riedel [2003]. "SCSI vs. ATA—More than an interface." Proc. 2nd USENIX Conf. on File and Storage Technology (FAST '03), March 31-April 2, 2003, San Francisco. Anderson, D., W. F. Sparacio, and R. M. Tomasulo [1967]. "The IBM 360 Model 91: Processor philosophy and instruction handling." IBM J. Research and Development 11:1 (January), 8-24. Anderson, M. H. [1990]. "Strength (and safety) in numbers (RAID, disk storage technology)." Byte 15:13 (December), 337-339. Anderson, T. E., D. E. Culler, and D. Patterson [1995]. "A case for NOW (networks of workstations)." IEEE Micro 15:1 (February), 54-64. Ang, B., D. Chiou, D. Rosenband, M. Ehrlich, L. Rudolph, and Arvind [1998]. "StarT Voyager: A flexible platform for exploring scalable SMP issues." Proc. ACM/IEEE Conf. on Supercomputing, November 7-13, 1998, Orlando, FL. Anjan, K. V., and T. M. Pinkston [1995]. "An efficient, fully-adaptive deadlock recovery scheme: Disha." Proc. 22nd Annual Intl. Symposium on Computer Architecture (ISCA), June 22-24, 1995, Santa Margherita, Italy. Anon. et al. [1985]. A Measure of Transaction Processing Power, Tandem Tech. Rep. TR85-2. Also appears in Datamation 31:7 (April), 112-118, 1985. Apache Hadoop. [2011]. J., and J.-L. Baer [1986]. "Cache coherence protocols: Evaluation using a multiprocessor simulation model." ACM Trans. on Computer Systems 4:4 (November), 273-298. Armbrust, M., A. Fox, R. Griffith, A. Joseph, R. Katz, A. Konwinski, G. Lee, D. Patterson, A. Rabkin, I. Stoica, and M. Zaharia [2009]. Apache Hadoop. In: Proc. UIC/IEEECS-2009-28, University of California, Berkeley (Arpaci, R. H., D. E. Culler, A. Krishnamurthy, S. G. Steinberg, and K. Yelick [1995]. "Empirical evaluation of the CRAY-T3D: A compiler perspective." 22nd Annual Intl. Symposium on Computer Architecture (ISCA), June 22-24, 1995, Santa Margherita, Italy. Asanovic, K. [1998]. "Vector Microprocessors." Ph. D. thesis, Computer Science Division, University of California, Berkeley. Associated Press, [2005]. "Gap Inc. shuts down two Internet stores for major overhaul." USATODAY.com, August 8, 2005. Atanasoff, J. V. [1940]. Computing Machine for the Solution of Large Systems of Linear Equations, Internal Report, Iowa State University. Ames. Atkins, M. [1991]. Performance and the i860 Microprocessor. IEEE Micro, 11:5 (September), 24-27, 72-78. Austin, T. M., and G. Sohi [1992]. "Dynamic dependency analysis of ordinary programs." Proc. 19th Annual Intl. Symposium on Computer Architecture (ISCA), May 19-21, 1992, Gold Coast, Australia, 342-351. Babbay, F., and A. Mendelson [1998]. "Using value prediction to increase the power of speculative execution hardware." ACM Trans. on Computer Systems 16:3 (August), 234-270. Baer, J.-L., and W.-H. Wang [1988]. "On the inclusion property for multi-level cache hierarchies." Proc. 15th Annual Intl. Symposium on Computer Architecture, May 30-June 2, 1988, Honolulu, Hawaii, 73-80. Bailey, D. H., E. Barszcz, J. T. Barton, D. S. Browning, R. L. Carter, L. Dagum, R. A. Fatoohi, P. A. Froedrickson, T. A. Lasinski, R. S. Schreiber, H. D. Simon, V. Venkatarishnan, and S. K. Weeratunga [1991]. "The NAS parallel benchmarks." Intl. J. Supercomputing Applications 5, 63-73. Bagolu, H. B., G. F. Grohoski, L. E. Thatcher, J. A. Kaeli, C. R. Moore, D. P. Tattle, W. R. Maple, W. R. Harrell, D. A. Hicks, M. Nguyen Pham, R. K. Montoya, W. T. Glover, and S. Dhawan [1989]. "IBM second-generation RISC processor organization." Proc. IEEE Intl. Conf. on Computer Design, September 30-October 4, 1989, Iree, N.Y., 138-142. Balakrishnan, H., V. N. Padmanabhan, S. Seshan, and R. H. Katz [1997]. "A comparison of mechanisms for improving TCP performance over wireless links." IEEE/ACM Trans. on Networking 5:6 (December), 756-769. Ball, T., and J. Larus [1993]. "Branch prediction for free." ACM SIGPLAN'93 Conference on Programming Language Design and Implementation (PLDI), June 23-25, 1993, Albuquerque, N. M., 300-313. Banerjee, U. [1979]. "Speedup of Ordinary Programs." Ph. D. thesis, Dept. of Computer Science, University of Illinois at Urbana-Champaign. Barham, P., B. Dragovic, K. Fraser, S. Hand, T. Harris, A. Ho, and R. Neugebauer [2003]. "Xen and the art of virtualization." Proc. of the 19th ACM Symposium on Operating Systems Principles, October 19-22, 2003, Bolton Landing, N.Y. Barroso, L. A. [2010]. "Warehouse Scale Computing [keynote address]." Proc. ACM SIGMOD, June 8-10, 2010, Indianapolis, Ind. Barroso, L. A., and U. Holzle [2007]. "The case for energy-proportional computing." IEEE Computer, 40:12 (December), 33-37. Barroso, L. A., and U. Holzle [2009]. The Datacenter as a Computer: An Introduction to the Design of Warehouse-Scale Machines, Morgan & Claypool, San Rafael, Calif. Barroso, L. A., K. Garachorlo, and E. Bugnion [1998]. "Memory system characterization of commercial workloads." Proc. 25th Annual Intl. Symposium on Computer Architecture (ISCA), July 3-14, 1998, Barcelona, Spain, 3-14. Barton, R. S. [1961]. "A new approach to the functional design of a computer." Proc. Western Joint Computer Conf., May 9-11, 1961, Los Angeles, Calif., 393-396. Bashe, C. J., W. Buchholz, G. V. Hawkins, J. L. Ingram, and N. Rochester [1981]. "The architecture of IBM's early computers." IBM J. Research and Development 25:5 (September), 363-375. Bashe, C. J., L. R. Johnson, H. H. Palmer, and E. W. Pugh [1986]. IBM's Early Computers. MIT Press, Cambridge, Mass. Baskett, F., and T. W. Keller [1977]. "An evaluation of the Cray-1 processor." in High Speed Computer and Algorithm Organization, D. J. Kuck, D. H. Lawrie, and A. H. Sameh, eds., Academic Press, San Diego, 71-84. Baskett, F., T. Jermoluk, and D. Solomon [1988]. "The 4D-MP graphics superworkstation: Computing + graphics = 40 MIPs + 40 MFLOPs and 10,000 lighted polygons per second." Proc. IEEE COMPCON, February 29-March 4, 1988, San Francisco, 468-471. BBN Laboratories. [1986]. Butterfly Parallel Processor Overview, Tech. Rep. 6148, BBN Laboratories, Cambridge, Mass. Bell, C. G. [1994]. "The evolution of micro industry." Proc. IEEE Computer 17:10 (October), 14-30. Bell, C. G. [1995]. "Multis: A new class of multiprocessor computers." Science 228 (April 26), 462-467. Bell, C. G. [1989]. "The future of high performance computers in science and engineering." Communications of the ACM 32:9 (September), 1091-1101. Bell, G., and J. Gray [2001]. Crays, Clusters and Cerebras. Tech. Rep. MSR-TR-2001-76, Microsoft Research, Redmond, Wash. Bell, C. G., and J. Gray [2002]. "What's next in high performance computing?" CACM 45:2 (February), 91-95. Bell, C. G., and A. Newell [1971]. Computer Structures: Readings and Examples, McGraw-Hill, New York. Bell, C. G., and W. D. Strecker [1976]. "Computer structures: What have we learned from the PDP-11?" Third Annual Intl. Symposium on Computer Architecture (ISCA), January 19-21, 1976, Tampa, Fla., 1-14. Bell, C. G., and W. D. Strecker [1998]. "Computer structures: What have we learned from the PDP-11?" 25 Years of the International Symposia on Computer Architecture (Selected Papers), ACM, New York, 138-151. Bell, C. G., J. C. Mudge, and J. E. McNamara [1978]. A DEC View of Computer Engineering, Digital Press, Bedford, Mass. Bell, C. G., R. Cady, H. McFarland, B. DeLagi, J. O'Laughlin, R. Noonan, and W. Wulf [1970]. "A new architecture for mini-computers: The DEC PDP-11." Proc. AFIPS Spring Joint Computer Conf., May 5-May 7, 1970, Atlantic City, N. J., 657-675. Benes, V. E. [1962]. "Rearrangeable three stage connecting networks." Bell System Technical Journal 41, 1481-1492. Bertozzi, D., A. Jalabert, S. Murali, R. Tamhankar, S. Stergiou, L. Benini, and G. De Micheli [1991]. "Performance from architecture: Comparing a RISC and a CISC with similar hardware organizations." Proc. Fourth Intl. Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS), April 8-11, 1991, Palo Alto, Calif., 310-319. Bhandarkar, D. P., and J. Ding [1997]. "Performance characterization of the Pentium Pro processor." Proc. Third Intl. Symposium on High-Performance Computer Architecture, February 1-February 5, 1997, San Antonio, Tex., 288-297. Bhuyan, L. N., and D. P. Agrawal [1984]. "Generalized hypercube and hyperbus structures for a computer network." IEEE Trans. on Computers 32:4 (April), 322-333. Bienia, C., S. Kumar, P. S. Jaswinder, and K. Li [2008]. The Parsec Benchmark Suite: Characterization and Architectural Implications, Tech. Rep. TR-811-08, Princeton University, Princeton, N.J. Bier, J. [1997]. "The Evolution of DSP Processors," presentation at University of California, Berkeley, November 14. Bird, S., A. Phansalkar, L. K. John, A. Mercas, and R. Indukuru [2007]. "Characterization of performance of SPEC CPU benchmarks on Intel's Core Microarchitecture based processor." 2007 SPEC Benchmark Workshop, January 21, 2007, Austin, Tex. Birman, M., A. Samuels, C. Chu, T. Chuk, L. Hu, J. McLeod, and J. Barnes [1990]. "Developing the WRL3170/3171 SPARC floating-point coprocessors." IEEE Micro 10:1, 55-64. Blackburn, R., G. Garner, C. Hoffman, A. M. Khan, K. S. McKinley, R. Bentzur, A. Diwan, D. Feinberg, D. Frampton, S. Z. Guyer, M. Hirzel, A. Hosking, M. Jump, H. Lee, J. E. B. Moss, A. Phansalkar, D. Stefanovic, T. VanDrunen, D. von Dinklage, and B. Wiedermann [2006]. "The DaCapo benchmarks: Java benchmarking development and analysis." ACM SIGPLAN Conference on Object-Oriented Programming, Systems, Languages, and Applications (OOPSLA), October 22-26, 2006, 169-190. Blaum, M., J. Bruck, and A. Vardy [1996]. "MDS array codes with independent parity and low redundancy." Proc. 15th Annual Intl. Symposium on Computer Architecture, May 30-June 2, 1988, Honolulu, Hawaii, 73-80. Blaum, M., J. Bruck, and A. Vardy [1995]. "EVENODD: An optimal scheme for tolerating double disk failures in RAID architectures." IEEE Trans. on Computers 44:2 (February), 192-202. Blaum, M., J. Brady, J., Bruck, J. Menon, and A. Vardy [2001]. "The EVENODD code and its generalization." in H. Jin, T. Cortes, and R. Buyya, eds., High Performance Mass Storage and Parallel I/O: Technologies and Applications, Wiley-IEEE, New York, 187-208. Bloch, E. [1959]. "The engineering design of the Stretch computer." 1959 Proceedings of the Eastern Joint Computer Conf., December 1-3, 1959, Boston, Mass., 48-59. Boddie, J. R. [2000]. "History of DSPs." www.lucent.com/micro/dsp/dsphtml.html. Bolt, K. M. [2005]. "Amazon sees sales rise, profit fall." Seattle Post-Intelligencer, October 25. [Bordavuekar, R., U. Bondhugula, R. Rao [2010]. "Believe It or Not!: Multi-core CPUs can Match GPU Performance for a FLOP-Intensive Application!" 19th International Conference on Parallel Architecture and Compilation Techniques (PACT 2010), Vienna, Austria, September 11-15, 2010, 537-538. Borg, A., R. E. Kessler, and D. W. Wall [1990]. "Generation and analysis of very long address traces." 19th Annual Intl. Symposium on Computer Architecture (ISCA), May 19-21, 1992, Gold Coast, Australia, 270-279. Bouknight, W. J., S. A. Deneberg, D. E. McIntyre, J. M. Randall, A. H. Sameh, and D. L. Slotnick [1972]. "The Illiac IV system." Proc. IEEE 60:4, 369-379. Also appears in D. P. Siewiorek, C. G. Bell, and A. Newell, Computer Structures: Principles and Examples, McGraw-Hill, New York, 1982, 306-316. Brady, J. T. [1986]. "A theory of productivity in the creative process." IEEE CG&A (May), 25-34. Brain, M. [2000]. "Inside a Digital Cell Phone." www.howstuffworks.com/insidecellphone.htm. Brant, M., J. Brooks, M. Cahir, T. Hewitt, E. Lopez-Pineda, and D. Sandness [2000]. The Benchmark's Guide for Cray SVI Systems. Cray Inc., Seattle. Wash. Brent, R. P., and H. T. Kung [1982]. "A regular layout for parallel arrays." IEEE Trans. on Computers C-31, 1261-1266. "Amazon reports record Q4 sales season, top gains in AWS." December 27, 2010. Best practices for designing enterprise servers and data centers." IEEE Computer 43:7 (July), 76-78. Case, R. P., and A. Padegs [1978]. "The architecture of the IBM System/370." Communications of the ACM 21:1, 73-96. Also appears in D. P. Siewiorek, C. G. Bell, and A. Newell, Computer Structures: Principles and Examples, McGraw-Hill, New York, 1982, 830-855. Censier, L., and P. Feautrier [1978]. "A new solution to coherence problems in multicache systems." IEEE Trans. on Computers C-27:12 (December), 1112-1118. Chandra, R., S. Devine, B. Verghese, A. Gupta, and M. Rosenblum [1994]. "Scheduling and page migration for multiprocessor compute servers." Sixth Intl. Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS), October 4-7, 1994, San Jose, Calif., 12-24. Chang, F., J. Dean, S. Ghemawat, W. C. Hsieh, D. A. Wallach, M. Burrows, T. Chandra, A. Fikes, and R. F. Greiner [2006]. "Bittable: A distributed storage system for structured data." Proc. 7th USENIX Symposium on Operating Systems Design and Implementation (OSDI '06), November 6-8, 2006, Seattle, Wash. Chang, J., J. Meza, P. Ranganathan, C. Bash, and A. Shah [2010]. "Green server design: Beyond operational energy to sustainability." Proc. Workshop on Power Aware Computing and Systems (HotPower '10), October 3, 2010, Vancouver, British Columbia. Chang, P., S. A. Mahlke, W. Y. Chen, N. J. Warter, and W. W. Hwu [1991]. "IMPACT: An architectural framework for multiple-instruction-issue processors." 18th Annual Intl. Symposium on Computer Architecture (ISCA), May 27-30, 1991, Toronto, Canada, 266-275. Charlesworth, A. E. [1981]. "An approach to scientific array processing: The architecture design of the AP-120B/FFS-164 family." Computer 14:9 (September), 18-27. Charlesworth, A. [1998]. "Starfire: Extending the SMP envelope." IEEE Micro 18:1 (January/February), 39-49. Chen, P. M., and E. K. Lee [1995]. "Stripping in a RAID level 5 disk array." Proc. ACM SIGMETRICS Conf. on Measurement and Modeling of Computer Systems, May 15-19, 1995, Ottawa, Canada, 136-145. Chen, P. M., G. A. Gibson, R. H. Katz, and D. A. Patterson [1990]. "An evaluation of redundant arrays of inexpensive disks using an Amdahl 5890." Proc. ACM SIGMETRICS Conf. on Measurement and Modeling of Computer Systems, May 22-25, 1990, Boulder, Colo. Chen, P. M., E. K. Lee, G. A. Gibson, R. H. Katz, and D. A. Patterson [1994]. "RAID: High-performance, reliable secondary storage." ACM Computing Surveys 26:2 (June), 145-188. Chen, S. [1983]. "Large-scale and high-speed multiprocessor system for scientific applications." Proc. NATO Advanced Research Workshop on High-Speed Computing, June 20-22, 1983, Jülich, West Germany. Also appears in K. Hwang, ed., Superprocessors: Design and applications." IEEE (August), 602-609, 1984. Chen, T. C. [1980]. "Overlap and parallel processing." in H. Stone, ed., Introduction to Computer Architecture, Science Research Associates, Chicago, 427-486. Chow, F. C. [1983]. "A portable Machine-Independent Global Optimizer—Design and Measurements." Ph. D. thesis, Stanford University, Palo Alto, Calif. Chrysos, G. Z., and J. S. Emer [1998]. "Memory dependence prediction using store sets." Proc. 25th Annual Intl. Symposium on Computer Architecture (ISCA), July 3-14, 1998, Barcelona, Spain, 142-153. Clark, B., T. D. Deshane, E. Dow, S. Evanchik, M. Finlayson, J. Herne, and J. Neeff Matthews [2004]. "Xen and the art of repeated research." Proc. USENIX Annual Technical Conf. June 27-July 2, 2004, 135-144. Clark, D. W. [1983]. "Cache performance of the VAX-11/780." ACM Trans. on Computer Systems 1:1, 24-37. Clark, D. W. [1987]. "Pipelining and performance in the VAX 8800 processor." Proc. Second Intl. Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS), October 5-8, 1987, Palo Alto, Calif., 180-192. Comer, D. Internal networking with TCP/IP, 2nd ed., Prentice Hall, Englewood Cliffs, N. J. Compaq Computer Corporation. [1999]. Compiler Writer's Guide for the Alpha 21264, Order Number EC-RJ66A-TE, June, www1.support.compaq.com/alpha-tools/documentation/current/21264_EV67/ec-rj66a-te_comp_writ_gde_for_alpha21264.pdf. Conti, C., D. H. McAllan [1987]. "Branch folding in the CRISP microprocessor: Reducing the branch delay to zero." Proc. 14th Annual Intl. Symposium on Computer Architecture (ISCA), June 2-5, 1987, Pittsburgh, Penn., 2-7. Ditzel, D. R., and D. A. Patterson [1980]. "Retrospective on high-level language computer architecture." Proc. Seventh Annual Intl. Symposium on Computer Architecture (ISCA), May 6-8, 1980, La Baule, France, 97-104. Doherty, W. J., and R. P. Kelsley [1979]. "Managing VM/CMS systems for user effectiveness." IBM Systems J. 18:1, 143-166. Dongarra, J. J. [1986]. "A survey of high performance processors." Proc. IEEE COMPCON, March 3-6, 1986, San Francisco, 8-11. Dongarra, J., T. Sterling, H. Simon, and E. Strohmaier [2005]. "High-performance computing: Clusters, constellations, MPPs, and future directions." Computing in Science & Engineering, 7:2 (March/April), 51-59. Douceur, J. R., and W. J. Bolosky [1999]. "A large scale study of file-system contents." Proc. ACM SIGMETRICS Conf. on Measurement and Modeling of Computer Systems, May 1-9, 1999, Atlanta, Ga., 59-69. Douglas, J. [2005]. "Intel 8xx series and Paxville Xeon-MP microprocessors," paper presented at Hot Chips 17, August 14-1

Computer Architecture (ISCA), June 2-4, 1997, Denver, Colo., 133-143. Fazio, D. [1987]. "It's really much more fun building a supercomputer than it is simply inventing one." Proc. IEEE COMPCON , February 23-27, 1987, San Francisco, 102-105. Fisher, J. A. [1981]. "Trace scheduling: A technique for global microcode compaction." IEEE Trans. on Computers C-31:7 (December), 718-725. Fisher, J. A. [1993]. "Very long instruction word architectures and ELLI-512." 10th Annual Int'l. Symposium on Computer Architecture (ISCA) , June 5-7, 1992, Stockholm, Sweden, 140-150. Fisher, J. A., and S. M. Freudenberger [1992]. "Predicting conditional branches from previous runs of a program." Proc. Fifth Int'l. Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS), October 12-15, 1992, Boston, Mass., 85-95. Fisher, J. A., and B. R. Rau [1993]. Journal of Supercomputing , January (special issue).Fisher, J. A., J. R. Ellis, J. C. Ruttenberg, and A. Nicolau [1984]. "Parallel processing: A smart compiler and a dumb processor." Proc. SIGPLAN Conf. on Compiler Construction , June 17-22, 1984, Montreal, Canada, 11-16. Flemming, P. J., and J. J. Wallace [1986]. "How not to lie with statistics: The correct way to summarize benchmarks results," Communications of the ACM 29:3 (March), 218-221. Flynn, M. J. [1966]. "Very high-speed computing systems," Proc. IEEE 54:12 (December), 1901-1909.Forgie, J. W. [1957]. "The Lincoln TX-2 input-output system," Proc. Western Joint Computer Conference (February), Institute of Radio Engineers, Los Angeles, 156-160. Foster, C. C., and E. M. Riseman [1972]. "Percolation of code to enhance parallel dispatching and execution," IEEE Trans. on Computers C-21:12 (December), 1411-1415. Frank, S. J. [1984]. "Tightly coupled multiprocessor systems speed memory access time." Electronics 57:1 (January), 164-169.Freiman, C. V. [1961]. "Statistical analysis of certain binary division algorithms," Proc. IRE 49:1, 91-103.Friesenborg, S. E., and R. J. Wicks [1985]. DASH Expectations: The 3380, 3380-23, and MVS/XA , Tech. Bulletin GG22-9363-02, IBM Washington Systems Center, Gaithersburg, Md.Fuller, S. H., and W. E. Burr [1977]. "Measurement and evaluation of alternative computer architectures," Computer 10:10 (October), 24-35. Furber, S. B. [1996]. ARM System Architecture , Addison-Wesley, Harlow, England (see www.cs.man.ac.uk/amuleu/publications/books/ARMsysArch). Gagliardi, U. O. [1973]. "Report of workshop 4--software-related advances in computer hardware," Proc. Symposium on the High Cost of Software , September 17-19, 1973, Monterey, Calif., 99-120.Gajski, D., D. Kuck, D., and A. Sameh [1983]. "CEDAR--a large scale multiprocessor," Proc. Int'l. Conf. on Parallel Processing (ICPP) , August, Columbus, Ohio, 524-529.Gallagher, D. M., W. Y. Chen, S. A. Mahlke, J. C. Gyllenhaal, and W. W. Hwu [1994]. "Dynamic memory disambiguation using the memory conflict buffer," Proc. Sixth Int'l. Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS) , October 4-7, Santa Jose, Calif., 183-193. Galles, M. [1996]. "Scalable pipelined interconnect for distributed endpoint routing: The SGI SPIDER chip," Proc. IEEE HOT Interconnects '96 , August 15-17, 1996, Stanford University, Palo Alto, Calif.Game, M., and A. Booker [1999]. "CodePack code compression for PowerPC processors," MicroNews , 5:1, www.chips.ibm.com/micronews/vo15_no1/codepack.html.Gao, Q. S. [1993]. "The Chinese remainder theorem and the prime memory system," 20th Annual Int'l. Symposium on Computer Architecture (ISCA) , May 16-19, 1993, San Diego, Calif. (Computer Architecture News 21:2 (May), 337-340). Gap. [2005]. "Gap Inc. Reports Third Quarter Earnings." [2006]. "Gap Inc. Reports Fourth Quarter and Full Year Earnings." R. A. Agarwal, F. Briggs, E. Brown, D. Hough, B. Joy, S. Kleiman, S. Muchnick, M. Namjoo, D. Patterson, J. Pendleton, and R. Tuck [1998]. "Scalable processor architecture (SPARC)," Proc. IEEE COMPCON , February 29-March 4, 1988, San Francisco, 278-283.Gebis, J., and D. Patterson [2007]. "Embracing and extending 20th-century instruction set architectures," IEEE Computer 40:4 (April), 68-75. Gee, J. D., M. D. Hill, D. N. Pnevmatikatos, and A. J. Smith [1993]. "Cache performance of the SPEC92 benchmark suite," IEEE Micro 13:4 (August), 17-27. Gehring, E. F., D. P. Siewiorek, and Z. Segall [1987]. Parallel Processing: The Cm* Experience , Digital Press, Bedford, Mass. Gharachorloo, K., A. Gupta, and J. L. Hennessy [1992]. "Hiding memory latency using dynamic scheduling in shared-memory multiprocessors," Proc. 19th Annual Int'l. Symposium on Computer Architecture (ISCA) , May 19-21, 1992, Gold Coast, Australia. Gharachorloo, K., D. Lenoski, J. Laudon, P. Gibbons, A. Gupta, and J. L. Hennessy [1990]. "Memory consistency and event ordering in scalable shared-memory multiprocessors," Proc. 17th Annual Int'l. Symposium on Computer Architecture (ISCA) , May 28-31, 1990, Seattle, Wash., 15-26. Ghemawat, S., H. Gobioff, and S.-T. Leung [2003]. "The Google file system," Proc. 19th ACM Symposium on Operating Systems Principles , October 19-22, 2003, Bolton Landing, N.Y. Gibson, D. H. [1967]. "Considerations in block-oriented systems design," AFIPS Conf. Proc. 30, 75-80. Gibson, G. A. [1992]. Redundant Disk Arrays: Reliable , Parallel Secondary Storage , ACM Distinguished Dissertation Series, MIT Press, Cambridge, Mass. Gibson, J. C. [1970]. "The Gibson mix," Rep. TR. 00.2043, IBM Systems Development Division, Poughkeepsie, N.Y. (research done in 1959).Gibson, J., R. Kutz, D., Ofelt, M. Horowitz, J. Hennessy, and M. Heinrich [2000]. "FLASH vs. (simulated) FLASH: Closing the simulation loop," Proc. Ninth Int'l. Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS) , November 12-15, Cambridge, Mass., 49-58. Glass, C. J., and L. M. Ni [1992]. "The Turn Model for adaptive routing," 19th Annual Int'l. Symposium on Computer Architecture (ISCA) , May 19-21, 1992, Gold Coast, Australia. Goldberg, D. [1991]. "What every computer scientist should know about floating-point arithmetic," Computing Surveys 23:1, 5-48. Goldberg, I. B. [1967]. "27 bits are not enough for 8-digit accuracy," Communications of the ACM 10:2, 105-106. Goldstein, S. [1987]. Storage Performance--An Eight Year Outlook , Tech. Rep. TR 03.308-1, Santa Teresa Laboratory, IBM Santa Teresa Laboratory, San Jose. Calif.Goldstone, H. H. [1972]. The Computer: From Pascal to von Neumann , Princeton University Press, Princeton, N. J. Gonzalez, A., and A. Gonzalez [1998]. "Limit of instruction level parallelism with data speculation," Proc. Vector and Parallel Processing (VECPAR) Conf. , June 21-23, 1998, Porto, Portugal, 585-598. Goodman, J. R. [1983]. "Using cache memory to reduce processor memory traffic," Proc. 10th Annual Int'l. Symposium on Computer Architecture (ISCA) , June 5-7, 1992, Stockholm, Sweden, 124-131. Goralski, W. [1997]. SONET: A Guide to Synchronous Optical Network , McGraw-Hill, New York. Gosling, J. B. [1980]. Design of Arithmetic Units for Digital Computers , Springer-Verlag, New York.Gray, J. [1990]. "A census of Tandem system availability between 1985 and 1990," IEEE Trans. on Reliability , 39:4 (October), 409-418.Gray, J., (ed.) [1993]. The Benchmark Handbook for Database and Transaction Processing Systems , 2nd ed., Morgan Kaufmann, San Francisco.Gray, J. [2006]. Sort benchmark home page, J., and A. Reuter [1993]. Transaction Processing: Concepts and Techniques , Morgan Kaufmann, San Francisco. Gray, J., and D. P. Siewiorek [1991]. "High-availability computer systems," Computer 24:9 (September), 39-48. Gray, J., and C. van Ingen [2005]. Empirical Measurements of Disk Failure Rates and Error Rates , MSR-TR-2005-166, Microsoft Research, Redmond, Wash.Greenberg, A., N. Jain, S. Kandula, C. Kim, P. Lahiri, D. Maltz, P. Patel, and S. Sengupta [2009]. "VL2: A Scalable and Flexible Data Center Network" in Proc. ACM SIGCOMM , August 17-21, 2009, Coimbra, Spain. Garcia, S., and M. Kanellos [2005]. "Cell phone industry at crossroads: Go high or low?," CNET News , August 31, technews.net/news/0-1004-201-2518386-0.html?tag=st-ne.1002.tgiff.sf.Groe, J. B., and L. E. Larson [2000]. CDMA Mobile Radio Design , Artech House, Boston. Gunther, K. D. [1981]. "Prevention of deadlocks in cache-batched data transfer systems," IEEE Trans. on Communications COM-29:4 (April), 512-524.Hagersten, E., and M. Koster [1998]. "WildFire: A scalable path for SMPs," Proc. Fifth Int'l. Symposium on High-Performance Computer Architecture , January 9-12, 1999, Orlando, Fla. Hagersten, E., A. Landin, and S. Haridi [1992]. "DDM--a cache-only memory architecture," IEEE Computer 25:9 (September), 44-54. Hamacher, V. C., Z. G. Vranesic, and S. G. Zaky [1984]. Computer Organization , 2nd ed., McGraw-Hill, New York. Hamilton, J., [2009]. "Data center networks are in my way," paper presented at the Stanford Clean Slate CTO Summit, October 23, 2009 (Hamilton, J., [2010]. "Cloud computing economies of scale," paper presented at the AWS Workshop on Genomics and Cloud Computing , June 8, 2010, Seattle, Wash., [Handy, J. [1993]. The Cache Memory Book , Academic Press, Boston. Hauck, E. A., and B. A. Dent [1968]. "Burroughs' B6500/B7500 stack mechanism," Proc. AFIPS Spring Joint Computer Conf. , April 30-May 2, 1968, Atlantic City, N. J., 245-251. Heald, R., K. Aingaran, C. Amir, M. Ang, M. Boland, A. Das, P. Dixit, G. Gouldsberry, J. Hart, T. Horel, W.-J. Hsu, J. Kaku, C. Kim, S. Kim, F. Klass, H. Kwan, R. Lo, H. McIntyre, A. Mehta, D. Murata, S. Nguyen, Y.-P. Pai, S. Patel, K. Shin, K. Tam, S. Venkatakrishnan, and J. Wang [2000]. "Implementation of third-generation SPARC V9 64-bit microprocessor," ISSCC Digest of Technical Papers , 412-413 and slide supplement.Heinrich, J. [1993]. MIPS R4000 User's Manual , Prentice Hall, Englewood Cliffs, N. J. Henly, M., and B. McNutt [1989]. DASH I/O Characteristics: A Comparison of MVS to VM , Tech. Rep. TR 02.1550 (MIM General Products Division, San Jose, Calif. Hennessy, J. [1984]. "VLSI processor architecture," IEEE Trans. on Computers C-33:11 (December), 1221-1246. Hennessy, J., M. J. Jouppi, F. Baskett, and J. Gill [1981]. "MIPS: A VLSI processor architecture," in CMU Conference on VLSI Systems and Computations , Computer Science Press, Rockville, Md.Hewlett-Packard. [1994]. PA-RISC 2.0 Architecture Reference Manual , 3rd ed., Hewlett-Packard, Palo Alto, Calif.Hewlett-Packard. [1998]. "HP's '5NINES.5MINUTES' Vision Extends Leadership and Redefines High Availability in Mission-Critical Environments," February 10, www.future.enterprisecomputing.hp.com/ia64/news/5nines_vision_pr.html.Hill, M. D. [1987]. "Aspects of Cache Memory and Instruction Buffer Performance," Ph. D. thesis, Tech. Rep. UCB/CSd 87/381, Computer Science Division, University of California, Berkeley. Hill, M. D. [1988]. "A case for direct mapped caches," Computer 21:12 (December), 25-40. Hill, M. D. [1998]. "Multiprocessors should support simple memory consistency models," IEEE Computer 31:8 (August), 28-34. Hillis, W. D. [1985]. The Connection Multiprocessor , MIT Press, Cambridge, Mass.Hillis, W. D., and G. L. Steele [1986]. "Data parallel algorithms," Communications of the ACM 29:12 (December), 1170-1183. (Hinton, G., D. Sager, M. Upton, D. Boggs, D. Carnean, A. Kyker, and P. Roussel [2001]. "The microarchitecture of the Pentium 4 processor," Intel Technology Journal , February.Hintz, R. G., and D. P. Tate [1972]. "Control data STAR-100 processor design," Proc. IEEE COMPCON , September 12-14, 1972, San Francisco, 1-4.Hirata, H., K. Kimura, S. Nagamine, Y. Mochizuki, A. Nishimura, Y. Nakase, and T. Nishizawa [1992]. "An elementary processor architecture with simultaneous instruction issuing from multiple threads," Proc. 19th Annual Int'l. Symposium on Computer Architecture (ISCA) , May 19-21, 1992, Gold Coast, Australia, 136-145. Hitachi. [1997]. SuperH RISC Engine SH7700 Series Programming Manual , Hitachi, Santa Clara, Calif. (see www.halsp.hitachi.com/tech_prod/and search for title).Ho, R., K. W. Mai, and M. A. Horowitz [2001]. "A critical look at IA-64: Massive resources, massive ILP, but can it deliver?" Microprocessor Report , February.Hord, R. M. [1982]. The Illiac-IV, The First Supercomputer , Computer Science Press, Rockville, Md.Horel, T., and G. L. Lauterbach [1999]. "UltraSPARC-III: Designing third-generation 64-bit performance," IEEE Micro 19:3 (May/June), 73-85. Hospodor, A. D., and A. S. Hoagland [1993]. "The changing nature of disk controllers," Proc. IEEE 81:4 (April), 586-594.Holze, U. [2010]. "Brawny cores still beat wimpy cores, most of the time," IEEE Micro 30:4 (July/August).Hristea, C., D. Lenoski, and J. Keen [1997]. "Measuring memory hierarchy performance of cache-coherent multiprocessors using micro benchmarks," Proc. ACM/IEEE Conf. on Supercomputing , November 16-21, 1997, San Jose, Calif. Hsu, P. [1994]. "Designing the TFP microprocessor," IEEE Micro 18:2 (April), 2333. Huck, J. et al. [2000]. "Introducing the IA-64 Architecture" IEEE Micro , 20:5 (September-October), 12-23. Hughes, C. J., P. Kaul, S. V. Adve, R. Jain, C. Park, and J. Srinivasan [2001]. "Variability in the execution of multimedia applications and implications for architecture," Proc. 28th Annual Int'l. Symposium on Computer Architecture (ISCA) , June 30-July 4, 2001, Goteborg, Sweden, 254-265. Hwang, K. [1979]. Computer Arithmetic: Principles , Architecture , and Design , Wiley, New York. Hwang, K. [1993]. Advanced Computer Architecture and Parallel Programming , McGraw-Hill, New York.Hwu, W.-M., and Y. Patt [1986]. "HPSm, a high performance restricted data flow architecture having minimum functionality," Proc. 13th Annual Int'l. Symposium on Computer Architecture (ISCA) , June 2-5, 1986, Tokyo, 297-307. Hwu, W. W., S. Bringham, R. O. Ouellette, E. Hank, T. Kiyohara, G. E. Haab, J. G. Holm, and D. M. Lavery [1993]. "The superblock: An effective technique for VLIW and superscalar compilation," J. Supercomputing 7:1, 2 (March), 229-248. IBM. [1982]. The Economic Value of Rapid Response Time -GE20-0752-0, IBM, White Plains, N.Y., 11-82.IBM. [1990]. "The IBM RISC System/6000 processor" (collection of papers), IBM J. Research and Development 34:1 (January/February), 1994. The Forth Computer Architecture , Morgan Kaufmann, San Francisco.IBM. [2005]. "Blue Gene," IBM J. Research and Development , 49:2/3 (special issue).IEEE. [1985]. "IEEE standard for binary floating-point arithmetic," SIGPLAN Notices 22:2, 9-25.IEEE. [2005]. "Intel virtualization technology, computer," IEEE Computer Society 38:5 (May), 48-56. IEEE. 754-2008 Working Group. [2006]. "DRAFT Standard for Floating-Point Arithmetic 754-2008." , Imprimis Product Specification , 97209 Sabre Disk Drive IP2-Interface 1.2 GB , Document No. 64402302, Imprimis, Dallas, Tex.InfiniBand Trade Association. [2001]. InfiniBand Architecture Specifications Release 1.0.a , www.infinibandta.org.Intel. [2001]. "Using MMX Instructions to Convert RGB to YUV Color Conversion," cedar.intel.com/cgi-bin/ids.dll/content/content.jsp?cncKey=Legacy:rtm_AP548_9996& cntType=IDS , EDITORIAL.Internet Retailer. [2005]. "The Gap launches a new site--after two weeks of downtime," Internet @ Retailer , September 28, 1999. [1991]. The Art of Computer Systems Performance Analysis: Techniques for Experimental Design , Measurement , Simulation , and Modeling , Wiley, New York.Jantsch, A., and H. Tenhunen (eds.) [2003]. Networks on Chips , Kluwer Academic Publishers, The Netherlands. Jimenez, D. A., and C. Lin [2002]. "Neural methods for dynamic branch prediction," ACM Trans. on Computer Systems 20:4 (November), 369-397. Johnson, M. [1990]. Superscalar Microprocessor Design , Prentice Hall, Englewood Cliffs, N. J.Jordan, H. F. [1983]. "Performance measurements on HEP--a pipelined MIMD computer," Proc. 10th Annual Int'l. Symposium on Computer Architecture (ISCA) , June 5-7, 1982, Stockholm, Sweden, 207-212. Jordan, K. E. [1987]. "Performance comparison of large-scale scientific processors: Scalar mainframes, mainframes with vector facilities, and supercomputers," Computer 20:3 (March), 10-23. Jouppi, N. P. [1990]. "Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers," Proc. 17th Annual Int'l. Symposium on Computer Architecture (ISCA) , May 28-31, 1990, Seattle, Wash., 364-373. Jouppi, N. P. [1998]. "Retrospective: Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers," 25 Years of the International Symposium on Computer Architecture (Selected Papers) , ACM, New York, 71-73. Jouppi, N. P., and D. W. Wall [1989]. "Available instruction-level parallelism for superscalar and superpipelined processors," Proc. Third Int'l. Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS) , April 3-6, 1989, Boston, 272-282. Jouppi, N. P., and S. J. E. Wilton [1994]. "Trade-offs in two-level on-chip caching," Proc. 21st Annual Int'l. Symposium on Computer Architecture (ISCA) , April 18-21, 1994, Chicago, 34-45. Kaeh, D. R., and P. G. Emma [1991]. "Branch history table prediction of moving target branches due to subroutine returns," Proc. 18th Annual Int'l. Symposium on Computer Architecture (ISCA) , May 19-21, 1990, Toronto, Canada, 34-42. Kahan, J. [1990]. "On the advantage of the 80487 stack," unpublished course notes, Computer Science Division, University of California, Berkeley.Kahan, W. [1968]. "7094-II system support for numerical analysis," SHARE Secretariat Distribution SSD-159, Department of Computer Science, University of Toronto.Kahaner, D. K. [1988]. "Benchmarks for 'real' programs," SIAM News , November.Kahn, R. E. [1972]. "Resource-sharing computer communication networks," Proc. IEEE 60:11 (November), 1397-1407.Kane, G. [1986]. MIPS R2000 RISC Architecture , Prentice Hall, Englewood Cliffs, N. J.Kane, G. [1996]. PA-RISC 2.0 Architecture , Prentice Hall, Upper Saddle River, N. J. Kane, G., and J. Heinrich [1992]. MIPS RISC Architecture , Prentice Hall, Englewood Cliffs, N. J. Katz, R. H., D. A. Patterson, and G. A. Gibson [1989]. "Disk system architectures for high performance computing," Proc. IEEE 77:12 (December), 1842-1858.Keckler, S. W., and W. J. Dally [1992]. "Processor coupling: Integrating compile time and runtime scheduling for parallelism," Proc. 19th Annual Int'l. Symposium on Computer Architecture (ISCA) , May 19-21, 1992, Gold Coast, Australia, 202-213. Keller, R. M. [1975]. "Look-ahead processors," ACM Computing Surveys 7:4 (December), 177-195. Keltcher, C. N., K. J. McGrath, A. Ahmed, and P. Conway [2003]. "The AMD Opteron processor for multiprocessor servers," IEEE Micro 23:2 (March-April), 66-76 (dx.doi.org/10.1109/MM.2003.1191116). Kembel, R. [2000]. "Fibre Channel: A comprehensive introduction," Internet Week , April. Kernani, P., and L. Kleinrock [1979]. "Virtual Cut-Through: A New Computer Communication Switching Technique," Computer Networks 3 (January), 267-286.Kessler, R. [1999]. "The Alpha 21264 microprocessor," IEEE Micro 19:2 (March/April) 24-36. Kilburn, T., D. B. G. Edwards, M. J. Lanigan, and F. H. Sumner [1962]. "One-level storage system," IRE Trans. on Electronic Computers EC-11 (April) 223-235. Also appears in D. P. Siewiorek, C. G. Bell, and A. Newell, Computer Structures: Principles and Examples , McGraw-Hill, New York, 1982, 135-148. Killian, E. [1991]. "MIPS R4000 technical overview-64 bits/100 MHz or bust," Hot Chips III Symposium Record , August 26-27, 1991, Stanford University, Palo Alto, Calif., 1-6, 1-9. Kim, M. Y. [1986]. "Synchronized disk interleaving," IEEE Trans. on Computers C-35:11 (November), 978-988. Kissell, K., S. Venkatakrishnan, and J. Wang [1993]. "A microprocessor for the Internet," Las Vegas, Nev. (see www.sgi.com/MIPS/arch/MIPS16/MIPS16.whitepaper.pdf.Kitagawa, K., S. Tagaya, Y. Hagihara, and Y. Kanoh [2003]. "A hardware overview of SX-6 and SX-7 supercomputer," NEC Research & Development J. 44:1 (January), 27-Knuth, D. [1981]. The Art of Computer Programming, Vol. II, 2nd ed., Addison-Wesley, Reading, Mass.Kogge, P. M. [1981]. The Architecture of Pipelined Computers , McGraw-Hill, New York.Kohn, L., and S.-W. Fu [1989]. "A 1,000,000 transistor microprocessor," Proc. of IEEE Int'l. Symposium on Solid State Circuits (ISSCC) , February 15-17, 1989, New York, 54-55.Kohn, L., and N. Margulis [1989]. "Introducing the Intel 860 64-Bit Microprocessor," IEEE Micro , 9:4 (July), 15-30. Konthanassis, L., G. Hunt, R. Stets, N. Hardavellas, M. Cerniak, S. Parthasarathy, W. Meira, S. Dwarakadas, and M. Scott [1997]. "VM-based shared memory on lowlatency, remote-memory-access networks," Proc. 24th Annual Int'l. Symposium on Computer Architecture (ISCA) , June 2-4, 1997, Denver, Colo. Koren, I. [1989]. Computer Arithmetic Algorithms , Prentice Hall, Englewood Cliffs, N. J. Kozyrakis, C. [2000]. "Vector IRAM: A media-oriented vector processor with embedded DRAM," paper presented at Hot Chips 12, August 13-15, 2000, Palo Alto, Calif. 13-15. Kozyrakis, C., and D. Patterson, [2002]. "Vector vs. superscalar and VLIW architectures for embedded multimedia benchmarks," Proc. 35th Annual Int'l. Symposium on Microarchitecture (MICRO-35) , November 18-22, 2002, Istanbul, Turkey. Kroft, D. [1981]. "Lockup-free instruction fetch/prefetch cache organization," Proc. Eighth Annual Int'l. Symposium on Computer Architecture (ISCA) , May 12-14, 1981, Minneapolis, Minn., 81-87. Kroft, D. [1998]. "Retrospective: Lockup-free instruction fetch/prefetch cache organization," 25 Years of the International Symposia on Computer Architecture (Selected Papers) , ACM, New York, 20-21. Kuck, D., P. P. Budnik, S.-C. Chen, D. H. Lawrie, R. A. Towle, R. E. Streibend, E. W. Davis, Jr., J. Han, P. W. Kraska, and Y. Muraoka [1974]. "Measurements of parallelism in ordinary FORTRAN programs," Computer 7:1 (January), 37-46.Kuhn, D. R. [1997]. "Sources of failure in the public switched telephone network," IEEE Computer 30:4 (April), 31-36. Kumar, A. [1997]. "The HP PA-8000 RISC CPU," IEEE Micro 17:2 (March/April), 27-32. Kunitatsu, A., N. Ide, T. Sato, Y. Endo, H. Murakami, T. Kamei, M. Hirano, F. Ishihara, H. Tago, M. Oka, A. Ohba, T. Yutaka, T. Okada, and M. Suzuki [2000]. "Vector unit architecture for emotion synthesis," IEEE Micro 20:2 (March-April), 40-47. Kunkel, S. R., and J. E. Smith [1986]. "Optimal pipelining in supercomputers," Proc. 13th Annual Int'l. Symposium on Computer Architecture (ISCA) , June 2-5, 1986, Tokyo, 404-414. Kurose, J., F., and K. W. Ross [2001]. Computer Networking: A Top-Down Approach Featuring the Internet , Addison-Wesley, Boston. Kuskin, J., D. Ofelt, M. Heinrich, J. Heinlein, R. Simoni, K. Gharachorloo, J. Chapin, D. Nakahira, J. Baxter, M. Horowitz, A. Gupta, M. Rosenblum, and J. L. Hennessy [1994]. "The Stanford FLASH multiprocessor," Proc. 21st Annual Int'l. Symposium on Computer Architecture (ISCA) , April 18-21, 1994, Chicago, Lam, M. [1988]. "Software pipelining: An effective scheduling technique for VLIW processors," SIGPLAN Conf. on Programming Language Design and Implementation , June 22-24, 1988, Atlanta, Ga., 318-328. Lam, M. S., and R. P. Wilson [1992]. "Limits of control flow on parallelism," Proc. 19th Annual Int'l. Symposium on Computer Architecture (ISCA) , May 19-21, 1992, Gold Coast, Australia, 46-57. Lam, M. S., E. E. Rothberg, and M. E. Wolf [1991]. "The cache performance and optimizations of blocked algorithms," Proc. Fourth Int'l. Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS) , April 8-11, 1991, Santa Clara, Calif. (SIGPLAN Notices 26:4 (April), 63-74). Lambricht, D. [2000]. "Experiences in measuring the availability of a cache-based system," Proc. First Workshop on Industrial Experiences with Systems Software (WISS 2000), Co-located with the 4th Symposium on Operating Systems Design and Implementation (OSDI) , October 22, 2000, San Diego, Calif. Lamport, L. [1979]. "How to make a multiprocessor computer that correctly executes multiprocess programs," IEEE Trans. on Computers C-28:9 (September), 241-248. Lang, W., J. M. Patel, and S. Shankar [2010]. "Wimpy node clusters: What about non-wimpy workloads?" Proc. Sixth International Workshop on Data Management on New Hardware (DaMoN) , June 7, Indianapolis, Ind. Laprie, J.-C. [1985]. "Dependable computing and fault tolerance: Concepts and terminology," Proc. 15th Annual Int'l. Symposium on Fault-Tolerant Computing , June 19-21, 1985, Ann Arbor, Mich., 2-11.Larson, E. R. [1973]. "Findings of fact, conclusions of law, and order for judgment," File No. 4-67, Civ. 138, Honeywell v. Sperry-Rand and Illinois Scientific Development , U. S. District Court for the State of Minnesota, Fourth Division (October 19).Laudon, J., and D. Lenoski [1997]. "The SGI Origin: A ccNUMA highly scalable server," Proc. 24th Annual Int'l. Symposium on Computer Architecture (ISCA) , June 2-4, 1997, Denver, Colo., 241-251. Laudon, J., and M. Horowitz [1994]. "System-oriented multithreading technique targeting multiprocessors and workstations," Proc. Sixth Int'l. Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS) , October 4-7, San Jose, Calif., 308-318. Lauterbach, G., and T. Horel [1999]. "UltraSPARC-III: Designing third generation 64-bit performance," IEEE Micro 19:3 (May/June). Lawzowska, E. D., J. Zaborjan, G. S. Graham, and K. C. Sevcik [1984]. Quantitative System Performance: Computer System Analysis Using Queuing Network Models , Prentice Hall, Englewood Cliffs, N. J. (Although out of print, it is available online at www.cs.washington.edu/homes/lawzowska/qspl/Lebeck, A. R., and D. A. Wood [1994]. "Cache profiling and the SPEC benchmarks: A case study," Computer 27:10 (October), 15-26. Lee, R. [1989]. "Precision architecture," Computer 22:1 (January), 78-91. Lee, W. V. et al. [2010]. "Debunking the 100X GPU vs. CPU myth: An evaluation of throughput computing on CPU and GPU," Proc. 37th Annual Int'l. Symposium on Computer Architecture (ISCA) , June 19-23, 2010, San Marcos, Florida. Leighton, F. T. [1992]. Introduction to Parallel Algorithms and Architectures: Arrays , Trees , Hypercubes , Morgan Kaufmann, San Francisco. Leiner, A. L. [1954]. "System specifications for the DYSEAC," J. ACM 1:2 (April), 57-81. Leiner, A. L., and S. N. Alexander [1954]. "Organization of the DYSEAC," IRE Trans. of Electronic Computers EC-3:1 (March), 1-10.Leiserson, C. E. [1985]. "Fat trees: Universal networks for hardware-efficient supercomputing," IEEE Trans. on Computers C-34:10 (October), 892-901. Lenoski, D., J. Laudon, K. Gharachorloo, A. Gupta, and J. L. Hennessy [1990]. "The Stanford DASH multiprocessor," Proc. 17th Annual Int'l. Symposium on Computer Architecture (ISCA) , May 28-31, 1990, Seattle, Wash., 148-159.Lenoski, D., J. Laudon, K. Gharachorloo, W.-D. Weber, A. Gupta, J. L. Hennessy, M. A. Horowitz, and M. Lam [1992]. "The Stanford DASH multiprocessor," IEEE Computer 25:3 (March), 63-79. Levy, H., and R. Eckhouse [1989]. Computer Programming and Architecture: The VAX , Digital Press, Boston. Li, K. [1988]. "IVY: A shared virtual memory system for parallel computing," Proc. 1988 Int'l. Conf. on Parallel Processing , Pennsylvania State University Press, University Park, Penn.Li, S., K. Chen, J. B. Brockman, and N. Jouppi [2011]. "Performance Impacts of Nonblocking Caches in Out-of-order Processors," HP Labs Tech Report HPL-2011-65 (full text available at .Lim, K., P. Rangarajan, C. J. Chang, C. Patil, T. Mudge, and C. Reinhardt [2008]. "Understanding and designing new system architectures for emerging warehouse-computing environments," Proc. 35th Annual Int'l. Symposium on Computer Architecture (ISCA) , June 21-25, 2008, Beijing, China. Lincoln, N. R. [1982]. "Technology and design trade offs in the creation of a modern supercomputer," IEEE Trans. on Computers C-31:5 (May), 363-376. Lindholm, T., and F. Yellin [1999]. The Java Virtual Machine Specification , 2nd ed., Addison-Wesley, Reading, Mass. (also available online at java.sun.com/docs/books/mspec/). Lipasti, M. H., and J. P. Shen [1996]. "Exceeding the dataflow limit via value prediction," Proc. 29th Int'l. Symposium on Microarchitecture , December 2-4, 1996, Paris, France. Lipasti, M. H., C. B. Wilkerson, and J. P. Shen [1996]. "Value locality and load value prediction," Proc. Seventh Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS) , October 1-5, 1996, Cambridge, Mass., 138-147. Liptay, J. S. [1968]. "Structural aspects of the System/360 Model 85, Part II: The cache," IBM Systems J. 7:1, 15-21. Lo, J., L. Barros, S. Eggers, K. Gharachorloo, H. Levy, and S. Parekh [1998]. "An analysis of database workload performance on simultaneous multithreaded processors," Proc. 25th Annual Int'l. Symposium on Computer Architecture (ISCA) , July 3-14, 1998, Barcelona, Spain, 39-50. Lo, J., S. Eggers, J. Emer, H. Levy, R. Stamm, and D. Tullsen [1997]. "Converting threadlevel parallelism into instruction-level parallelism via simultaneous multithreading," ACM Trans. on Computer Systems 15:2 (August), 322-354. Lovett, T., and S. Thakkar [1988]. "The Symmetry multiprocessor system," Proc. 1988 Int'l. Conf. of Parallel Processing , University Park, Penn., 303-310.Lubeck, O. J., Moore, and R. Mendez [1985]. "A Benchmark comparison of three supercomputers: Fujitsu VP-2000, Hitachi 5810/20, and Cray X-MP/2," Computer 18:12 (December), 10-24. Luk, C.-K., and T. C. Mowry [1999]. "Automatic compiler-inserted prefetching for pointer-based applications," IEEE Trans. on Computers 48:2 (February), 134-141. Lunde, A. [1977]. "Empirical evaluation of some features of instruction set processor architecture," Communications of the ACM 20:3 (March), 143-152. Luszczek, P., J. J. Dongarra, D. Koester, R. Rabenseifner, B. Lucas, J. Kepner, J. McCalpin, D. Bailey, and D. Takahashi [2005]. "Introduction to the HPC challenge benchmark suite," Lawrence Berkeley National Laboratory, Paper LBNL-57493 (April 25), repositories.cdlib.org/lnbl/LBNL-57493.Maberly, N. C. [1966]. Mastering Speed Reading , New American Library, New York.Magenheimer, D. J., L. Peters, K. W. Pettis, and D. Zuras [1988]. "Integer multiplication and division on the HP precision architecture," IEEE Trans. on Computers 37:8, 980-990. Mahlke, S. A., W. Y. Chen, W.-M. Hwu, B. L. R. Rau, and M. S. Schlansker [1992]. "A hardware architecture for VLIW architectures," Proc. Fifth Int'l. Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS) , October 12-15, 1992, Boston, 238-247. Mahlke, S. A., R. E. Hank, J. E. McCormick, D. I. August, and W. W. Hwu [1995]. "A comparison of full and partial predicated execution support for ILP processors," Proc. 22nd Annual Int'l. Symposium on Computer Architecture (ISCA) , June 22-24, 1995, Santa Margherita, Italy, 138-149. Major, J. B. [1989]. "Are queuing models within the grasp of the unwashed?," Proc. Int'l. Conf. on Management and Performance Evaluation of Computer Systems , December 11-15, 1989, Reno, Nev., 831-839.Markstein, W. [1990]. "Computation of elementary functions on the IBM RISC System/6000 processor," IBM J. Research and Development 34:1, 111-119. Mathis, H. M., A. E. Mercias, J. D. Kunkel [2005]. "Characterization of the multithreading (SMT) efficiency in Power5," IBM J. Research and Development , 49:4/5 (July/Sepember), 555-564. McCalpin, J. [2005]. "STREAM: Sustainable Memory Bandwidth in High Performance Computers," www.cs.virginia.edu/stream/McCalpin, J., D. Bailey, and D. Takahashi [2005]. Introduction to the HPC Challenge Benchmark Suite , Paper LBNL-57493 (April 25), repositories.cdlib.org/lnbl/LBNL-57493.McCormick, J., and A. Knies [2002]. "A brief analysis of the SPEC CPU2000 benchmark on the Intel Itanium 2 processor," paper presented at Hot Chips 14, August 18-20, 2002, Stanford University, Palo Alto, Calif.McFarling, S. [1989]. "Program optimization for instruction caches," Proc. Third Int'l. Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS) , April 3-6, 1989, Boston, 183-191. McFarling, S. [1993]. Combining Branch Predictors , WRL Technical Note TN-36, Digital Western Research Laboratory, Palo Alto, Calif.McFarling, S., and J. Hennessy [1986]. "Reducing the cost of branches," Proc. 13th Annual Int'l. Symposium on Computer Architecture (ISCA) , June 2-5, 1986, Tokyo, 396-403. McChan, H., and M. O'Connor [1998]. "PicoJava: A direct execution engine for Java bytecode," Computer 31:10 (October), 22-30. McKeeman, W. M. [1967]. "Language directed computer design," Proc. AFIPS Fall Joint Computer Conf. , November 14-16, 1967, Washington, D.C., 413-417. McMahon, F. M. [1986]. "The Livermore FORTRAN Kernels: A Computer Test of Numerical Performance Range ," Tech. Rep. UCRL-55745, Lawrence Livermore National Laboratory, University of California, Livermore.McNairy, C., and D. Solts [2003]. "Itanium 2 processor microarchitecture," IEEE Micro 23:2 (March-April), 44-55. Mead, C., and L. Conway [1980]. Introduction to VLSI Systems , Addison-Wesley, Reading, Mass. Mellor-Crummey, J. M., and M. L. Scott [1991]. "Algorithms for scalable synchronization on shared-memory multiprocessors," ACM Trans. on Computer Systems 9:1 (February), 21-65. Menabrea, L. F. [1842]. "Sketch of the analytical engine invented by Charles Babbage," Bibliothèque Universelle de Genève , 82 (October).Menon, A., J. Renato Santos, Y. Turner, G. Janakiraman, and W. Zwaenepol [2005]. "Diagnosing performance overheads in the xen virtual machine environment," Proc. First ACM/USENIX Int'l. Conf. on Virtual Execution Environments , June 11-12, 2005, Chicago, 13-23. Merlin, P. M., and P. J. Schweitzer [1980]. "Deadlock avoidance in store-and-forward networks. Part I. Store-and-forward deadlock," IEEE Trans. on Communications COM-28:3 (March), 345-354.Metcalf, R. M. [1993]. "Computer/network interface design: Lessons from Arpanet and Ethernet," IEEE J. on Selected Areas in Communications 11:2 (February), 173-180. Metcalfe, R. M., and D. R. Boggs [1976]. "Ethernet: Distributed packet switching for local computer networks," Communications of the ACM 19:7 (July), 395-404. Metropolis, N., J. Howlett, and G. C. Rota (eds.) [1980]. A History of Computing in the Twentieth Century , Academic Press, New York. Meyer, R. A., and L. H. Seawright [1970]. A virtual machine time sharing system, IBM Systems J. 9:3, 199-218. Meyers, G. J. [1978]. "The evaluation of expressions in a storage-to-storage architecture," Computer Architecture News 7:3 (October), 20-23. Meyers, G. J. [1982]. Advances in Computer Architecture , 2nd ed., Wiley, New York. Micron. [2004]. "Calculating Memory System Power for DDR2," micron.com/pdf/pdfs/system_designline/dll004.pdf. Micron. [2006]. "The Micron® System Power Calculator." [1997]. "MIPS16 Application Specific Extension Product Description," www.sgi.com/MIPS/arch/MIPS16/mips16.pdf.Miranker, G. S., J. Rubenstein, and J. Sanguinetti [1988]. "Queueing a Cray-class supercomputer into a single-user package," Proc. IEEE COMPCON , February 29-March 4, 1988, San Francisco, 452-456.Mitchell, D. [1989]. "The Transputer: The time is now," Computer Design (RISC suppl.), 40-41.Mitsubishi. [1996]. Mitsubishi 32-Bit Single Chip Microcomputer M32R Family Software Manual , Mitsubishi, Cypress, Calif.Miura, K., and K. Uchida [1983]. "FACOM vector processing system: VP100/200," Proc. AFACOM West Research Workshop on High-Speed Computing , June 20-22, 1983, Jülich, West Germany. Also appears in H. Kwang, ed., "Superprocessors: Design and applications," IEEE (August 1984), 59-73.Miya, E. N. [1985]. "Multiprocessor/distributed processing bibliography," Computer Architecture News

